Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (75068)	3/20/2002 5:03:40 PM
From: jcholewa	Respond to of 275872

> Looks like sharing a memory bus, which is what Itanic > and Xeon do, puts something of a cramp on scaleability. It is not entirely impossible that the benchmark in question for whatever reason only worked in two threads (and my uneducated guess would be that a six thousand node beowulf of sixteen-way 2.50GHz Sledge Hammer systems would perform about as well as a single dual Sledge box in this case, though I might not be thinking this through properly) . I doubt that this is the case, but I just wanted to throw that onto the table.