Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (76003)	3/31/2002 10:52:30 PM
From: Ali Chen	Respond to of 275872

Joe, I do not see any reason why anyone should continue to converse with this guy. He was caught red-handed in making up disinformation about Intel readiness for 3-GHz parts, and even have confessed in making the baloney: Message 17254611 I suggest, if Mani is not going to ban the liar automatically, to boycott him, and do not reply to his baits. Regards, - Ali

To: Joe NYC who wrote (76003)	3/31/2002 10:55:21 PM
From: Yousef	Read Replies (1) \| Respond to of 275872

Jozef, Re: "Again, what are AMD's yields, and if they are not world class, what is world class?" "World Class" defect density at .18um (and soon .13um) is .2 -> .25 defects per cm^2 . This then can be used to calculate a yield that depends on the die size. I posted on this subject a week or so ago --> Message 17244504 So Jozef, for a 100mm^2 die ... "World Class" yield would be about 78% -> 80%. Make It So, Yousef

To: Joe NYC who wrote (76003)	3/31/2002 11:06:54 PM
From: Elmer	Read Replies (4) \| Respond to of 275872

Again, what are AMD's yields, and if they are not world class, what is world class? The term "World Class Yields" doesn't really mean anything. It's another ill defined term AMD tosses out to confuse analysts and Droids. They only measure of how well a fab is running is defect density. Yousef used the value of .25df/mm2 as a good reference point for "World Class" and I have seen IBM run very close to this number. No comment on where Intel runs. At .25df/mm2 AMD would be able to produce >150 good Palominos per wafer. At that rate AMD would have only used about 2200 wafers from Fab30 to produce 4.3 million Athlons in Q4. Only 44% of the fab capacity. With higher DD the fab utilization would have been higher but then they wouldn't have "World Class Yields" like Jerry claimed and we all know Jerry never lies. Try this: icknowledge.com EP