Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (76512)	4/4/2002 3:50:18 PM
From: combjelly	Respond to of 275872

"I hope you are right about the changes to optimize access to L1 and L2." All I can vouch for is my interpretation of the slides. Let's recap the pertinent slides. amd.com Slide 18 shows a total of 4ns from a L2 request to the data being written to the L1 and forwarded to the processor. Since this is assumed to be a 2GHz processor, that tells me 8 cycles for L2 access. Again, considering the Athlon and the P4 both take 20 some odd to do the same thing, it's a phenomenal change from the present. With an 8 cycle L2 latency, then a true dual port on the L2 and higher bandwidth makes more sense than they did with a 20 cycle L2. I don't know for a fact that they have done either one of these, but...