Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (163636)	4/6/2002 9:50:32 PM
From: combjelly	Read Replies (1) \| Respond to of 186894

"A bug is when the device says 2+2=5. Errata is when the device says 2+2=4 most of the time but under a very unique set of conditions it may say something else, maybe and most of the time nobody cares anyway." Good point. I tried to make this point in an earlier post, but I should have been more precise. "Whether the design is implemented in a gatearray, standard or custom cells, the logic is wrong." Not always. It is possible that when the libraries are changed, the propagation delays are different. Or there might be some other subtle differences. But, most of the errata that is talked about has more to do with logic. The original point I was trying to make in my original post is that the logic blocks that Intel uses with their designs is defined at a finer level than what AMD uses. This makes the verification more difficult, and there are more places where errors to creep in. As you note, most of these errors are not really an issue, so no big deal. Because the whole design process is more complex, it is harder to fix those errors and riskier because they are more likely to have unintended consequences.