Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: hmaly who wrote (77868)	4/21/2002 11:52:44 PM
From: Dan3	Read Replies (2) \| Respond to of 275872

Re: If Intel had to change the L2 cacheline to 64 bytes for the P4 bus, isn't it likely the cache would be set up the same as P4 and therefore will only address one half of Athlons locations? I missed the quote about the changed cacheline. You've raised a very good point - it looks like banias will only address half the number of locations per K of cache. As far as power consumption is concerned, caches use a lot less per transistor than logic. I don't know why, but I do know that the power consumption of caches is sometimes listed separately - and it's never more than a few watts, even for large caches, so I'm a bit skeptical that increasing cacheline length will save all that much power. Maybe Scumbria will return and tell us why this is...