SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: THE WATSONYOUTH who wrote (80414)5/21/2002 2:39:58 PM
From: Ali ChenRead Replies (1) | Respond to of 275872
 
"then gate (maybe 1/2 of total capacitance) capacitance is decreased."

The formula usually implies some lump capacitance which
includes wire loads, where the gate capacitance is not the
biggest part, AFAIK. Also, does not a shrink implies
a sort of thinner oxides, to maintain "true" scaling?
That would offset the decreasing size of gate capacitor.
I believe that in general the C stays about the same.
More, with deeper shrinks, the "short current" started
to be of more concern, so all things become trickier.

- Ali



To: THE WATSONYOUTH who wrote (80414)5/21/2002 4:37:41 PM
From: milo_moraiRespond to of 275872
 
Thanx for your input TWY. I tend to agree with you there.

Van's wasn't too far from the mark.

M.


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News