SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (83140)6/20/2002 10:02:56 PM
From: Joe NYCRead Replies (2) | Respond to of 275872
 
Elmer,

It is very likely that the L2 is at it's maximum size now without adding another clock. That's why P4's L1 stays at 20K and that's why you see or will see L3 cache controllers on Intel's large cache Xeon P4s and Itanium2s

There is a trade-off, but Athlon has a big L1, so the speed of L2 is not as performance critical as on Intel processors. Extra clock compared to 100 or 200 clocks on RAM access seems like a good trade-off to me, but that's just a WAG.

NW received huge boost by the additional 256K, probably worth 2 to 3 speed grades. It clearly shows that Scumbria was wrong when he said that the gains for L2 over 256 are minimal, not worth the effort.

Anyway, we will see when Barton is released, but I expect Barton will have about the same performance gain as NW got from 512K L2.

Joe



To: Elmer who wrote (83140)6/21/2002 3:07:55 AM
From: PetzRespond to of 275872
 
Elmer, what do you mean by "another clock"? why does AMD need another clock for a 512K L2, but Intel doesn't?

EDIT - another clock CYCLE, you mean. OK, but still the AMD/INTEL question applies.

Petz


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News