Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Yousef who wrote (169351)	8/13/2002 11:45:16 AM
From: wanna_bmw	Read Replies (1) \| Respond to of 186894

Yousef, Re: "I have worked with the top 3 foundries (TSMC/UMC/CHRT) and have experienced all three of these problems. I have also worked with INTC on process development and I can confidently say that INTC has much higher expectations for yield (defect density) than any of these foundries." Very impressive credentials. I've noticed the some of the foundries like TSMC continue to have problems with .13u manufacturing (much to the chagrin of nVidia, who is depending on .13u manufacturing for their new graphics core). Do you happen to have any info on UMC's .13u process? It is my presumption that these foundries may be further behind on .13u than some people think, which means a competing .09u process will be a long time in coming. wbmw

To: Yousef who wrote (169351)	8/13/2002 12:28:25 PM
From: Elmer	Read Replies (1) \| Respond to of 186894

I have worked with the top 3 foundries (TSMC/UMC/CHRT) and have experienced all three of these problems. I have also worked with INTC on process development and I can confidently say that INTC has much higher expectations for yield (defect density) than any of these foundries. Your points are exactly what I was thinking but didn't have the energy to post. The only way the foundry model is going to win out is if performance is no longer a major factor. EP

To: Yousef who wrote (169351)	8/13/2002 1:01:30 PM
From: Elmer	Read Replies (1) \| Respond to of 186894

Copper interconnects with new Low-k dielectric: The process also integrates a new carbon-doped oxide (CDO) dielectric material that increases signal speed inside the chip and reduces chip power consumption. This dielectric is implemented in a simple, two-layer stack design, which is easy to manufacture. Yousef, can you comment on this dielectric?

To: Yousef who wrote (169351)	8/24/2002 12:49:55 AM
From: burn2learn	Read Replies (2) \| Respond to of 186894

Yousef, Since you have worked with foundries can you describe the learnings you have seen them gain over the years. How have they improved. I don't care about today, I think about the additional resources they are getting and the learning curve. To produce CPU's is a baby step, to produce them and be competitive is the ballgame....they have just started to play in the major leagues and will get better over time.....won't they? Do you think they are not smart enough,don't have the resources, what is the barrier for them to catch up?