Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (170457)	9/1/2002 11:53:41 AM
From: Charles Gryba	Read Replies (1) \| Respond to of 186894

Dan, the athlon's pipeline is only 10 deep so it may not pay off to hyperthread to alleviate bubbles. C

To: Dan3 who wrote (170457)	9/1/2002 12:44:52 PM
From: Tenchusatsu	Read Replies (2) \| Respond to of 186894

Dan, <the Athlon core looks like a far better candidate for hyperthreading.> Itanium 2 with its eleven execution units looks like a far better candidate for HyperThreading. The difference is that neither Athlon nor Itanium 2 have it yet, so your point is purely academic. By the way, if Athlon resembles Alpha EV6, and Hammer resembles Alpha EV7, then it makes sense for K9 to resemble Alpha EV8. And before Alpha got canned, EV8 was going to have 4-way multithreading. You can draw your own conclusions from that. Oh, and before I forget, let me correct yet another fact you got totally wrong: <P4 has 8K plus the trace cache (equivalent of about another 8K).> The trace cache is advertised as being able to hold 12K micro-ops. Unless each micro-op is 0.67 bytes long, the trace cache is definitely bigger than 8K. Tenchusatsu