Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (124190)	6/20/2004 12:00:33 PM
From: Dan3	Respond to of 275872

Re: what's a ballpark standard deviation of the frequency distribution resulting from a high performance CMOS process? Well, just from observing what's been noted by overclockers over the years, it seems that a mature, stable, high-yielding process has a very narrow frequency distribution - all marked speed grades perform the same, despite their markings and price. An early or out of control low yielding process will have a much wider frequency distribution. Different steppings, of course, will yield different binsplits, but a given stepping on a stable process appears to yield a very narrow binsplit range. Hopefully TWY will post an answer to your question. I'm posting based upon a very limited number of reports on not very well controlled tests, so they could have been misleading. But it's the best public data that's been seen.