Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : WDC/Sandisk Corporation -- Ignore unavailable to you. Want to Upgrade?

To: NHP who wrote (27131)	12/14/2004 1:09:26 PM
From: Ausdauer	Respond to of 60323

NHP, Invox news is quite old and... ...one of the Invox founders was put in a lead research position at SNDK about three years ago. I have not seen MLC above 2 bits per cell mentioned in any of the process technology roadmaps, so it seems unlikely that it will suddenly emerge. Aus

To: NHP who wrote (27131)	12/14/2004 2:06:32 PM
From: Pam	Read Replies (1) \| Respond to of 60323

Hi NHP, Multi-level cells basically has four layers on the floating gate and each of these levels has to be metered precisely and charges stored in each during programming. Intel pioneered this process technology and markets it as Strataflash. Multi-level cell technology can be very unreliable if not manufactured precisely because of the difficulty in metering the voltages in the various cell levels. It will become even more difficult to produce at finer geometries. Having said that it will be extremely difficult to incorporate more levels than we currently have which is what the document you referred to discusses. Competing with MLC is what they call Multi-bit cells (Saifun, AMD, IFX) marketed as Mirror-bit. Here the cell is basically split in the middle and each cell then is then independently charged and drained. Much more reliable and relatively easier to manufacture, I believe. -Pam