Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: dougSF30 who wrote (183220)	1/13/2006 12:21:17 AM
From: Joe NYC	Read Replies (1) \| Respond to of 275872

Doug, Yeah, that's how it works now... I wonder if they can "fix" that, so that you don't need to derive the memory clock that way, but can use something that does land at 333? Beats me. It would have to be something new. It could theoretically be possible to derive the DRAM interface speed from base frequency (assuming 1/3 dividers are possible) but then, there would have to be some more buffering and synchronization needed between memory controller and DRAM interface Joe