SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (192016)4/4/2006 4:29:35 PM
From: combjellyRespond to of 275872
 
"As far as accessing L3, is the (main) memory request done only when L3 lookup is a miss, or would memory access start regardless, in parallel to L3 lookup?"

It should be done in parallel, else there would be added latency when it actually goes to memory. So the crossbar would have to issue to both and the memory controller would have to be able to abort a read if it is in the L3.


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News