SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Rink who wrote (195140)4/26/2006 10:32:03 AM
From: pgerassiRead Replies (1) | Respond to of 275872
 
Dear Rink:

L3 can be added to K8 without another port on the XBAR. You just place it in the MCT (memory controller). It doesn't break anything there and it has the advantages of lowering memory latency for all devices connected on the HTT network, scaling up as more sockets are added to the platform and no cache coherency issues because it only caches the physical DRAM attached to it. You won't even need cHT to use it.

Pete



To: Rink who wrote (195140)4/26/2006 10:36:08 AM
From: fastpathguruRespond to of 275872
 
Adding L3 isn't a question of a nanosecond either as it is entirely new to the K8 architecture. The xbar will need another port for it, and some other components that are involved in data traffic to and from the L3 will probably need to be altered as well.

I would hang L3 off of the memory controller, not the Xbar... I.e. an on-board page cache. And doing it this way wouldn't require anything beyond cHTT for cache coherency.

fpg


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News