SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: j3pflynn who wrote (197151)5/16/2006 7:13:29 PM
From: PetzRespond to of 275872
 
Still no info there on L1 cache width and frequency, and L2 cache frequency. anandtech.com
I'm pretty sure L1 width would be same as L2 (256 bits) and frequency is probably = core frequency. L2 could be either half core frequency or at core frequency.

I believe Netburst had 1/2 core frequency for L2, but it was supposed to be 1/2 of 5 GHz by now, so my guess is that Core 2 has 256 bit L2 and L1 access, but at full core frequency.

Petz


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News