Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Magrathea who wrote (197883)	5/19/2006 11:31:05 AM
From: combjelly	Read Replies (1) \| Respond to of 275872

"A. x86-64 was designed to be compatible with x86-32. So it in no way implies Power+x86 is feasible." No, it doesn't. But if you look at the Power insruction set, you see that there isn't much that is different. After making allowances for different number of registers, you could decompose Power and x86-64 to similar uop sequences. "B. Did Itanium embed an x86 ever?" Sure it did. Only recently dropped it when emulation proved to be faster. "My concept is that a separate non-x86 HT linked chip runs the different ISA code." That could be done. The problem is that it needs OS support. So it depends on the cooperation of Microsoft.