Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Hans de Vries who wrote (201578)	6/11/2006 4:27:57 PM
From: dougSF30	Read Replies (2) \| Respond to of 275872

Yes, prefetching lowers the apparent latency. But the K8, already having lower latency to main memory, together with much smaller caches, will not benefit nearly as much as an architecture like Core2. Think of it as making up for Core2's lack of an IMC. But there are many other Core2 improvements, for example, Intel cited disambiguation as providing huge benefits in some cases, and very good benefits across the board. And, as I said, AMD doesn't mention improved prefetching (that I can find) with regard to K8L improvements. Do you have anything more to back up the assertion than the link you provided?