Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: dougSF30 who wrote (201620)	6/12/2006 12:18:56 AM
From: rwhigham	Read Replies (2) \| Respond to of 275872

Slide 20 epscontest.com says "Next generation transistor in 3 Mos" I take that to mean 3 Mos from the date on the slide "June 1, 2006". My take is that all the white printing in the reddish brown area is as of June 1, 2006, which means Revision G is a Fab 36 part using 90nm transistors i.e. Revision G is the first 12" wafer mask set, and is ready now, using proven 90nm transistors. Again, given the high cost of a mask set, it only makes sense that Revision G includes some low risk changes.