Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: ChrisBBo who wrote (210927)	9/15/2006 3:30:41 AM
From: Rink	Read Replies (1) \| Respond to of 275872

Thanks Chris! Especially for writing it down so I understood. After your first elaborate post I thought it might have a first order influence on power consumption of the wires but I wasn't sure. So it is reasonable to expect a significant reduction in overall power consumption as a result of wire scaling; significant might be between say 15 and 35% - just a guess based on your information (pls do correct when my conclusion is off). On top of this power consumption will be reduced by ~15% as a result of improved SiGe based strain in the near future. The QC K8 with the 128b FPU due summer '07 will be of a different design which might help too although the new FPU will probably consume more power than the old one. At least I see now how power consumption can be reduced getting to QC without reducing frequency compared to current DC's. Regards, Rink