Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: brushwud who wrote (210942)	9/15/2006 2:12:22 PM
From: ChrisBBo	Read Replies (1) \| Respond to of 275872

so rather than being halved, the combined resistance and capacitance is only reduced to 70% of what it was before. You're right, I should have considered fringe capacitance and line-to-line capacitive coupling - the latter being the worst of the two. But I really don't know how much these impact capacitance as a function of wire scaling. The best I can do is try to be conservative in my frequency scaling estimates. Let's go one step further and introduce the gate capacitance of the transistor at the end of the wire I've already done that. Consider that CPUs went from being mostly transistor limited to being mostly wire limited during the 180 to 130nm transition.