Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Rink who wrote (212175)	10/2/2006 2:32:06 PM
From: Joe NYC	Respond to of 275872

Rink, I was thinking more in terms of spaghetti type code with bunch of loops, branches and dependencies. From superficial view of the benches, it seems to me that Conroe does well on this type of code. In raw FP code (or SSE FP), my money would be on K8L. I don't know about vectorized integer SSE. As far as caches are concerned, I wonder what kind of chip AMD will introduce for the mainstream market (which will remain DC, probably until 45nm). We will see if AMD offers their DC K8L with L3 or without. With at least 2MB of L3, Conroe's cache advantage should be minimized, but AMD still can't compete size-wise because of Intel's higher cache density. ZRAM could turn the sitation around but it may be a while before AMD can put it into high volume manufacturing... Joe