SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Spansion Inc. -- Ignore unavailable to you. Want to Upgrade?


To: Joe NYC who wrote (672)11/1/2006 11:19:22 PM
From: Joe NYC  Read Replies (3) | Respond to of 4590
 
continued, Saifun guy now:

- Saifun seems to be working on a way to come up with "Double Density" compared to what they do today. I am not quite understanding it. They are taling about trapping, which I have no idew what it is either. Either way, Saifun ic claming much higher density potential.
- increasing performance between generations of Quad from 1MBs -> 2MB/s -> 10MB/s from first to 3rd gen.
- on 2bit 4MB/s -> 8MB/s -> 20MB/s All these are write speed.
- they also claim scaling down to 32nm
- Seifun sees data as the next big step for them, and they seem to confident they have the technology in place, they just need to execute.

Joe



To: Joe NYC who wrote (672)11/2/2006 4:24:01 AM
From: Rink  Respond to of 4590
 
re: TSMC 110nm Mirrorbit moving to 90nm.

200mm 110nm moving to 300mm 90nm. Big difference.

Thanks for all those concise notes.

Regards,

Rink