Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: jspeed who wrote (225606)	2/8/2007 5:00:21 PM
From: kpf	Respond to of 275872

jspeed Barcelona has 10.5M cache for starters and will be expandable. Woodcrest has 16M total so there's not really that much of a difference between the two. Puzzled. Mega-what would this be? Tia. K.

To: jspeed who wrote (225606)	2/8/2007 5:25:26 PM
From: j3pflynn	Respond to of 275872

jspeed - Where are you getting those cache sizes? Seems to me I recall Barcelona having 512M total L1,2M total L2 + 3M L3 for a total cache of 5.5M, if you want to tally it that way. And doesn't Woodcrest have the same 4M L2 as Conroe?

To: jspeed who wrote (225606)	2/8/2007 6:51:48 PM
From: pgerassi	Respond to of 275872

Dear Jspeed: Your cache sizes are wrong. Barcelona has 4 cores each with a 64KB L1I, 64KB L1D and 512KB L2 plus a shared 2MB L3 for a total of 4.5MB of exclusive caches. Cloverton and Kentsfield have inclusive shared 4MB L2s on two dies for a total effective cache of 8MB. The 45nm versions of each, Shanghai and QC Penryn will have 10.5MB and 12MB respectively assuming SRAM for K8. With ZRAM2, look for Shanghai to have 26.5GB. That would be the largest x86 cache to date. Pete PS: It wasn't all that long ago that the average amount of main memory in PCs was 24MB. Now we will have that much cache on a single die. WOW!