Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: combjelly who wrote (230077)	4/16/2007 1:08:38 PM
From: dougSF30	Read Replies (1) \| Respond to of 275872

They just took the most cost effective path for their situation. Yeah, the high-k/metal breakthrough is merely "cost effective", right? Which is why AMD isn't able to launch their 45nm process using it, right? :)

To: combjelly who wrote (230077)	4/16/2007 1:54:57 PM
From: TGPTNDR	Read Replies (1) \| Respond to of 275872

CJ, Re: As an AMD spokesman mentioned, they are trying to reduce transit time from 3T to 2T, where T is the ideal minimum time to process a wafer.> MMumph. This chart must be well outdated. fabtime.com Shows 3X @ 80% Max Thruput, good case... Intel has said they're lagging on cycle time. Most likely pushing fabs to max capacity last year and taking the cycle time hit... I didn't read the article from AMD spokesman saying they were trying to reduce transit time from 3T to 2T. If it was prior to last year when, IMO, they weren't fab constrained, interesting. Re: just look at how they managed to increase the number of wafers per month at Fab30. Should that not, under normal circumstances, seriously increased cycle time? MM, Lots of parts, no real rush to bring to market. (More or less the same old stuff.) Try to take market share on pricing... Interesting questions. To me, at least, -tgp Thanks for going for the additional job.