Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (238824)	8/15/2007 4:08:26 PM
From: wbmw	Read Replies (2) \| Respond to of 275872

Re: AMD's L1 + L2 are, and will continue to be strictly exclusive. However, L3 may have some data that is in L1+L2 of some of the cores. That is my understanding of Barcelona L3. What would be the benefit of that? It sounds like a complete waste to me. Barcelona's L3 cache is only 2MB, but they have >2MB of L1 and L2. What's the point of having an L3 that's this small, and anything but 100% exclusive? If you are a core asking for data, why would you want to lookup data in L3 if the data is already in faster L2? Why would you pay the performance penalty of going to L3 at all...?