SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: graphicsguru who wrote (239512)8/29/2007 2:57:11 AM
From: TenchusatsuRead Replies (1) | Respond to of 275872
 
GG, thanks for clearing that up. I was wondering why RWT was seemingly treating a basic aspect of MESI or MOESI cache coherency as a "latency improvement."

Tenchusatsu



To: graphicsguru who wrote (239512)8/29/2007 7:31:01 AM
From: tecate78732Respond to of 275872
 
The Intel schem is much more complex, but can potentially yield significant performance advantages.


There's the rub. Let's hope it does.


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News