Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: dougSF30 who wrote (239626)	8/30/2007 10:35:14 PM
From: Dan3	Read Replies (2) \| Respond to of 275872

Re: there are no memory-disambiguating Core2 4-socket systems At issue is the load that multiple modern OOO CPUs put on the cache coherency maintaining mechanisms in Intel's various MP system architecturs. It's the chip core that disambiguates, not the chip set. Memory disambiguation is a core function, not a chipset function. Doug, please don't reply to my posts. You don't understand them, and you reply with drivel. Everything in your post that's decipherable is wrong.