Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Spansion Inc. -- Ignore unavailable to you. Want to Upgrade?

To: bobs10 who wrote (3367)	2/13/2008 5:13:28 PM
From: BUGGI-WO	Read Replies (1) \| Respond to of 4590

@Bob - PCM I haven't read so much bullsh** for a long-time. "Researchers from Intel and STMicroelectronics could have produced samples of 128-Mbit phase-change memories in 90-nm process technology as early as June 2007 but opted instead to take time to improve the memory, according to Paolo Cappelletti, group vice president for advanced technology development at ST's flash memory group. " Read: we had so much problems, that we have to delay this product "The 128-Mbit device has been designed as a pin-compatible NOR replacement that provides fast read and write speeds at lower power than conventional flash, and allows for the bit alterability normally seen in RAM. " fast read and write => reference to what? Own lame old Intel designs? "During the first half of 2007 engineers working on the follow-on to the 90-nm phase-change memory at an ST pilot line in Agrate, Italy, made some changes to the memory cell to improve integration, said Cappelletti. "We saved one critical mask, made the memory cell more scalable and changed the electrical distribution across the array." read: confirms me first thought -> design was so "bad", they had to delay and make changes ... "We were not yet in production so we decided to reproduce these changes in 90-nm," said Cappelletti. He added that the decision was done to allow an easier transition from the 128-Mbit 90-nm memory to the next-generation. Cappelletti said he could not say whether that would be implemented in a 65-nm process. " They made changes on 90nm but don't know, whether these changes will be implemented in 65nm. What does this guy wants to tell us? Lol. "We were able to produce the 90-nm sample in Q4 2007. The shipment happened in Q1 because we wanted to tie three events together – the delivery of samples; the ISSCC paper on multilevel cell PCM and the demonstration in Barcelona," Cappelletti said." read: We started some small amounts of Wafers in December and now got a few final DIEs back, which we send to some customers. Is that all? BUGGI