Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer Phud who wrote (248644)	3/12/2008 3:27:20 AM
From: mas_	Read Replies (1) \| Respond to of 275872

Nothing has been proven except perhaps the die size of a Celeron 200. It's almost certainly a fused dual-core Core 2 of the smallest 1MB kind which could quite easily fit into that die size. I specifically asked for the die shot/layout and I'm still waiting, until then you are all just blowing smoke.

To: Elmer Phud who wrote (248644)	3/12/2008 9:18:01 AM
From: chipguy	Read Replies (1) \| Respond to of 275872

Why would Intel develop 3 different versions of C2D if there were so many C2D defects available to be fused as lower grade products? Considering that tens of millions of each of two smaller devices have to be produced just to pay for the NRE out of die cost savings the answer to your question is even more obvious to all intelligent open minded people.