Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: mas_ who wrote (252946)	6/6/2008 3:38:05 PM
From: Elmer Phud	Respond to of 275872

mas - A2 Silicon. It's not wise to jump to conclusions based on very early silicon.

To: mas_ who wrote (252946)	6/6/2008 3:50:24 PM
From: eracer	Respond to of 275872

Re: We have had one single-thread benchmark and Nehalem just narrowly avoided going backwards despite having more overall cache(+33%), lower memory latency(-33%) and much greater memory bandwidth(+200%) than Penryn. I would say the evidence is already stacking up behind me after only one go ;-). The article claims that the Everest bandwidth and latency measurements came from the second Nehalem system with working triple-channel memory. The other benchmarks were done with the buggy system. Here is what Anandtech said about the system that was used to test Cinebench: The motherboard implementation of our 2.66GHz system needed some work so our memory bandwidth/latency numbers on it were way off (slower than Core 2)... anandtech.com