Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : RAMTRONIAN's Cache Inn -- Ignore unavailable to you. Want to Upgrade?

To: NightOwl who wrote (14016)	7/18/2008 1:29:27 PM
From: NightOwl	Read Replies (2) \| Respond to of 14464

This unknown flavor of SLC NAND that Samsung is working on with SUN is definitely not 3D FeNAND: betanews.com The only alternatives I can imagine for it is either: A NAND/SONOS combination, with a wear leveling scheme to increase the cycle limitations... or NAND with a F-RAM cache on the same PCB or on the controller. I don't see how the NAND/SONOS combo could produce reliability required for a 4-5 year service life in an "high-transaction data processing" enterprise server? But similarly I don't see how you could get enough standalone F-RAM on the chips to serve as cache for as much memory as large servers require? I wonder if they've put together a three chip combination... like a NAND/SONOS/SRAM, ala Simtec's IP? Samsung has been working on SONOS (and everything else) for years as a bridge between mainline IP and PCRAM or FRAM (which ever they ultimately choose) and in the past SONOS has been a presentation topic at Denali which is holding a symposium next week. Perhaps we'll find out more soon. 0\|0