Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: mas_ who wrote (255476)	8/12/2008 11:00:16 AM
From: wbmw	Read Replies (1) \| Respond to of 275872

Re: I said at the 'core' level and single thread was implied. What you imply and what people infer are usually two different things. Why not just say what you mean? Re: all along the dispute has been about how much the core difference justifies a different designation. Well, if Intel were going to add something like Hyperthreading, which requires changes in just about all the pipeline stages, why wouldn't they also add a list of other power efficient improvements? I'm guessing Nehalem will get another 10-15% IPC improvements from the features mentioned in the presentation I linked to. Add another 5-20% for improved memory latencies, 0-20% for Hyperthreading, and 0-20% for tighter multi-core integration and greater memory bandwidths, and you have a design capable of significant improvements. Note that the above improvements add up to roughly the 2x improvement in SPECfp_rate that has been previously well touted.