SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (25559)11/6/1997 3:02:00 AM
From: Joe NYC  Respond to of 1578925
 
EP,

So you must think that the K6 & Cyrix L2 running at 1/3.5 was an even worse idea.

Cyrix didn't go out of their way inventing something useless. Cyrix is just using the existing "standard".
I didn't say that 1/3.5 speed was better. I said I actually liked Intels idea of making L2 part of the die running at 100% of the CPU speed.
My second choice would be to do nothing and use Socket 7 or scrapping L2 alltogether.
My last choice would to design Slot1 with 1/2 speed cache.

The real question is why you think Cyrix is right all the time.
Do I?

Joe



To: Elmer who wrote (25559)11/6/1997 11:13:00 AM
From: Ali Chen  Respond to of 1578925
 
Elmer, <Can't you think for yourself?> Even here you cannot think by yoursef. Apparently your Intel PR guidance has no more ideas to put against Jozef's arguments. You are clearly running out of gas. Do not make us sorry for yourself and shut down your brainless ranting. You lost, as usual.


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News