SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Applied Materials No-Politics Thread (AMAT) -- Ignore unavailable to you. Want to Upgrade?

To: cluka who wrote (24865)1/19/2011 4:37:34 PM
From: Cary Salsberg  Respond to of 25522
 
RE: " The only reason for smaller geometries is to integrate more functionality on a single chip."

ALTR and XLNX make large reductions in chip power consumption as they move to the next node.

RE: "Why would that increase capital intensity even if you need to do few layers with 2x exposure/etch"

More layers, more passes cut down wafers/hour for a single tool. More tools are needed to meet required wafer output.



To: cluka who wrote (24865)1/20/2011 2:11:27 AM
From: etchmeister  Respond to of 25522
 
How many layers at 22nm? What the benefit if you can integrate 2 chips in 1? Why would that increase capital intensity even if you need to do few layers with 2x exposure/etch.

you know what - you figure it out yourself


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News