Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Dell Technologies Inc. -- Ignore unavailable to you. Want to Upgrade?

To: Meathead who wrote (22031)	11/18/1997 11:54:00 PM
From: Paul Merriwether	Read Replies (2) \| Respond to of 176387

<<Try performing a pin escape on a 500pin BGA with 15mil ball edge spacing>> I dint know pII etc. were even using BGA's. I thought they were using slot1 etc(so the challenge you describe above should not be faced by Dell/any pc manufacturer(unless my premise above is incorrect)). <<Potential for prototypes being dead in the water is very high unless you simulate everything. It didn't use to be this way. >> Sure was not! I actually used to spice simulate the "critical signals" (signals that were pushing physical limits). For me, thermal and emi were not issues, but physical stuff like transmissionline, groundbounce, crosstalk etc. were. Also, since my stuff was for grad research, I never needed to make more than 100 boards. <<I've been developing PC motherboards for just over 10 years and they are far more challanging today than just 2 years ago. I will beat anyone over the head relentlessly with this stuff until they realize designing a dense, state of the art motherboard is no etch-a-sketch connect the dots endeavour. >> OK. Point taken. I've been out of board level stuff for a while(I am an ASIC designer) and am probably dating myself with my explanations of PCB design! The PCB stuff that we(someone else in my group) do is not very significant.