Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Kevin K. Spurway who wrote (26056)	11/18/1997 11:09:00 PM
From: Paul Engel	Respond to of 1583492

Kevin - Re: "No, but I'd like to know what the ramp over the same time period has been for a Fab 25-equivalent Intel fab. Any guesses?" Intel's FAB 12 in Ocatello, AZ, came on stream during the early Summer of 1996, starting up on Intel's 8 inch/0.35 micron CPU process - Pentiums. Initial yields were "stunning" even to Intel management with several wafers on the early runs yielding at 100%. Currently, this is one of the fabs transitioning to Intel's 0.25 micron process. The defect density on the first production lots matched the defect density of the 0.25 micron process that had been in production in D2 (Santa CLara) for nearly 6 months, and immediately began to follow the nearly identical trend (for D2) for decreasing defect density vs time. These dfect densities are now comparable to the 0.35 micron process which has been in production for almost 18 months at Fab 12. This little "gem" was presented by Intel to the semiconductor analysts one day after the same analysts were treated to Jerry Sanders message about continued yield problems in Fab 25 and a projected "miss" for K6 shipments in Q4. A few of the analysts understood what Dr. Barrett implied when he showed Intel's wafer fab defect densiites as a function of time for all their processes going back about 8 years. Paul