Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Yousef who wrote (26255)	11/29/1997 11:04:00 PM
From: FJB	Respond to of 1572506

Yousef, RE:Therefore, their devices (CPU's) will dissipate more power and will have lower performance. Doesn't the PII dissipate more power than the K6 for 233MHz while operating at nominally higher voltage? Is that incorrect? Bob

To: Yousef who wrote (26255)	11/30/1997 6:29:00 PM
From: Kevin K. Spurway	Read Replies (1) \| Respond to of 1572506

Thanks for your response. Certainly if you and Ali are able to agree that Slot 1 is a minor contributing factor to Intel's ability to get their chips to run at higher clock speeds, I have to accept it. After all, it was just a theory. Re: "The processes to optimize are gate thickness, Source/Drain implants, channel implants, gate length ... The company that achieves the highest drive currents at the lowest operating voltages win in both performance AND power." Am I incorrect to conclude from this that the optimization you refer to extends beyond production processes to the actual design/architecture of the chip? How does the fact that AMD's process is more aggresive as to transistor density impact this analysis? Finally, does anyone know what Intel's .25u transition timetable is? Kevin