Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Yousef who wrote (26272)	11/30/1997 10:47:00 PM
From: Ali Chen	Read Replies (3) \| Respond to of 1572713

Dear silly Yousef, Ph.D.: <perhaps you don't what I nean when I say "device architecture".> Now I think I see what you mean. Under "device architecture" you seem to mean the three or four interlapped squares of metallization in few layers that forms a CMOS gate. Now I see how far away you are from understanding of which "architecture" I am talking about. My mistake :-) We are clearly talking about two things that differ by two orders of magnitude in complexity and in importance. Just for your education, there are many more layers of "architecture" inside the final product under discussion - the CPU - that contribute to the user-level performance of the product. And the final layer is dealing with how processors pipelines are organized, how deep and wide the multiple internal buffers are, how caches are accessed and instructions get decoded, and other uncountable et cetera, .... I am completely curious who awarded you the degree if you do not see farther than your nose and your tiny "device architecture". Now it become absolutely clear that your judgement about the final product - CPUs - is seriously deficient. Bye-bye, Ph.D.