Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : C-Cube -- Ignore unavailable to you. Want to Upgrade?

To: BillyG who wrote (25949)	12/2/1997 12:03:00 AM
From: Carnac	Read Replies (1) \| Respond to of 50808

Embedded DRAM looks like the way to go for high speed, low power, and fewer pins. Do you think the applications require the speed of embedded SRAM, which takes up more die space? Embedded DRAMs make sense for things like on-chip delay lines (for vertical filter taps), large reference motion search areas, and large latency scratch pads. Embedded DRAM is a very specialized knowledge. The frame buffers will probably be off-chip (DRAM) for a long time. Immediate block storage will probably always be SRAM. This business is looking more and more like the graphics controller.