Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: kash johal who wrote (26917)	12/18/1997 9:12:00 PM
From: FJB	Respond to of 1573927

RE:I don't know exact PII die size but I estimate that Intels die cost will be less than <<$10 per chip as their yields will be high and wafer costs lower than competition. If you assume chip size of 75-80 mm2 one may not be far off giving approx 200 good die per wafer (assuming 80% yields). The P55C went from 128mm&#178 to 95mm&#178 in Intel's move from "0.35" to 0.25, so the 203mm&#178 PII will not be 75-80mm&#178. Bob

To: kash johal who wrote (26917)	12/19/1997 12:10:00 PM
From: Petz	Read Replies (2) \| Respond to of 1573927

Deschutes die size is 131, not 75-80 according to techstocks.com That gives less die per wafer than you assumed, and no way will they be getting 80% yield in '98. Also, your cost per wafer is half of what Paul Engel said on Intel thread ($2000) Packaging cost for a SLOT 1/2 is WAY higher than $10, the L2 chip costs more than that. With a die size of 81, packaging cost of $10 and no cartridge costs, you can see that the K6-3D is way cheaper to manufacture. Petz