Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM -- Ignore unavailable to you. Want to Upgrade?

To: Craig Freeman who wrote (22165)	12/19/1997 3:48:00 AM
From: Joe NYC	Read Replies (2) \| Respond to of 33344

Craig, I agree that Intel has gotten a lot of press lately on their proposed cacheless CPU but I strongly doubt that the chip that hits the streets will actually have today's PII inside. The articles in the press publications were nemerous and pretty specific. I agree with you that the move doesn;t make all that much sense. It's almost like a panic move. It can't help the image of P-II to have a dog slow version of P-II in millions of computers on one hand, and asking premium for other P-IIs on the other hand. More likely, Intel will steal a trick or two from CYRX and redo their memory management using high-speed SDRAM to replace expensive SRAM/L2 cache. Which only goes to prove that CYRX is on the right track. If MXi arrives on schedule, Cyrix should have advantages in L1 size (64K vs 32K), memory bus width (128 vs 64) and lower delays caused by synchronization of CPU with memory bus. And Cyrix chips are a lot more efficient using their L1 cache and branch prediction. In cacheless systems Cyrix wins hands down (assuming reasonable clock speeds - pretty big assumption). Even MediaGXm will perform well now that it is SDRAM only. I think the real response from Intel will be the version of P-II with internal L2 (I think at 128K) that I seem to recall should arrive at the end of '98. Joe