Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM -- Ignore unavailable to you. Want to Upgrade?

To: Investor A who wrote (22173)	12/19/1997 3:10:00 PM
From: Forrest Norrod	Read Replies (3) \| Respond to of 33344

I occasionally read this forum (obviously), but seldom have time to respond. I don't believe I've ever posted more than two messages in a month, so putting up three in two days must be due to the holidays. Anyway, all of the MediaGX chips sold to date, including the chips codenamed "GX" and "GXi" were implemented using three layers of metal. The 6x86(except for some very early parts) and 6x86MX use five layers of metal. When we did the "GXm" we used the MMX/FPU from the 6x86MX. That block was designed for a five-metal process, but we were able to migrate it fairly easily into four layers. Getting the FPU down to three layers would have taken way too long. Regards & Happy Holidays, Forrest