Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Brian Hutcheson who wrote (26988)	12/19/1997 7:55:00 PM
From: Joe NYC	Read Replies (1) \| Respond to of 1574043

Brian, what are your thoughts on the benefit of 100mhz for PII ? It will help the cacheless P-II, if Intel chooses to implement 100MHz memory bus for it. Joe

To: Brian Hutcheson who wrote (26988)	12/21/1997 12:01:00 AM
From: Petz	Respond to of 1574043

Brian, re:<what are your thoughts on the benefit of 100mhz for PII> You're right, it won't benefit it much because most memory access is to the cache. A PII with 100 MHz bus and EDO will probably be as fast as a PII with 66MHz bus and SDRAM. Of course, some Intelovers will run a Linux move_mem benchmark and claim its 50% faster, etc. On an AMD and Cyrix system it will speed up ALL memory accesses (except L1 cache hits) by 50%. BTW you son't be able to run 233 and 266 MHz Pentium II's on the 100MHz bus without lowering their clock speed to 200 or 250, if they'll work at all. Petz