Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only! -- Ignore unavailable to you. Want to Upgrade?

To: Petz who wrote (3531)	1/6/1998 9:27:00 PM
From: Joe NYC	Respond to of 6843

John, What is L1 cache in MediaGXm? I haven't seen any references to MediaGXm specifics. MediaGX had 16K only I believe. Joe

To: Petz who wrote (3531)	1/7/1998 2:01:00 AM
From: Investor A	Read Replies (1) \| Respond to of 6843

John, MediaGXm has mere 16K unified L1 cache. The beauty of MediaGX is that this processor was designed to bypass the needs of L2 cache since the beginning with superior architecture designs. Cyrix has made an experiment to add L2 cache onto MediaGX motherboard and could not get noticeable performance improvement from the additional L2 cache. As we discussed before, Pentium family has very s-l-o-w memroy speeds across its L1, L2 and RAM speed, comparing to either Cyrix processors or K6. Thus, the abence of L2 will put Pentiums (P54C, P55C or PII) on the knee to run today's fat application. Without L2 cache, Pentium is crippled.