Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only! -- Ignore unavailable to you. Want to Upgrade?

To: Adrian Wu who wrote (3566)	1/7/1998 2:53:00 AM
From: Robert Walter	Respond to of 6843

Adrian, IMHO the low end is not where the real profits will come from and AMD must one day compete with Intel on the high ASP Cpu's for the earnings to really soar. It is a possibility that Intel will scrap the cacheless PII altogether because they may drop the price on the lower speed PII's so fast that it will be a competitive in the sub $1000 market. With that in mind the next hurdle for AMD to be able to compete with the PII is the establishment of a K6 running on a 100 mhz AGP bus motherboard. This in itself will give socket 7 the additional life span neccessary to bridge the gap until K7 arrives with it's new bus design. AMD should be able to work with the chipset manufacturers to achieve this by the end of the 1st quarter. Acer is already shipping samples of its Ali V chipset and VIA is working on the mobile version of its VP3 (VP4) chipset which is reported to have a 100 mhz bus. Yet to be heard in this is what bus speeds the SIS and ETEQ AGP chipsets are capble of acheiving. ETEQ currently is shipping its chipset but I have yet find out what bus speed it can achieve. Here is a URL with a manufacturer using the chipset soyo.com.tw One of the real concerns regarding the 100 mhz bus however is the speed of the current memory modules and how the peripheral device of today will interact with them. Certainlly Intel plans for a 100 mhz bus require faster memory and componets but they can afford a slower transition to this speed bus than AMD due to the PII's DIB bus to the L2 cache. While AMD's K6+ is planning to incorporate the L2 cache on the chip it certainlly will prove to be a manufacturing challenge because of its size and potential yield factors. Hopefully they have taken the lessons from Intel's Pentium Pro on how not to bond SDram to the CPU core. Robert