Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Alliance Semiconductor -- Ignore unavailable to you. Want to Upgrade?

To: Ken Muller who wrote (2266)	1/10/1998 9:30:00 AM
From: Keith Allen	Read Replies (2) \| Respond to of 9582

Ken, <<Not true. Dram processes are simpler and different than asic/gate array processes. P & R has nothing to do with it.That's why Dram suppliers can't instantly switch products when prices are down. If you try to make a 16 meg dram on an equivilent asic process, you will see at least a 50% die increase. This is not my opinion. It's a fact.>> DRAM processes are certainly different than most ASIC processes, although I would not agree that they're simpler - they usually have more mask steps than your average CMOS process. However, if you have a DRAM process you can with little extra effort make other functionality - as you say you can not make good DRAM with a standard CMOS process though. I'd be surprised if their design does not show some savings in overall cost over seperate chip approaches, if they're making it with their DRAM process technology. Otherwise why bother? BTW, I used to work for various semiconductor companies and did a PhD in cmos process technology, so I'm not just guessing. Keith.