Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Disk Drive Sector Discussion Forum -- Ignore unavailable to you. Want to Upgrade?

To: Frodo Baxter who wrote (2260)	1/14/1998 12:18:00 PM
From: Pierre-X	Read Replies (1) \| Respond to of 9256

Re: PII Margin Thanks for your reply Lawrence. Is the link you've provided a powerpoint file? You said: Intel has said multiple times, ever since they introduced the Pentium II, that the primary reason for the lower gross margin of this piece is the SRAM. Can you clarify the nature of SRAM's role in the lower GM? Are they saying that the actual component cost of the SRAM is responsible for the lower margins? If so then your scenario of plummeting SRAM pricing would indeed benefit the PII ... Intel has already announced that they will produce a Slot I Pentium II with integrated cache. Do you mean integrated into the CPU itself? Or a dual in-line package like the PPro? I seem to be behind on the news ... I've been putting off listening to the INTC CC because of the long distance fees ... <g> time to bite the bullet. PX