Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only! -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (3997)	1/22/1998 12:21:00 AM
From: Ali Chen	Read Replies (1) \| Respond to of 6843

Elmer: <Intel will have moved on to a 100mhz bus also and as always, left AMD in the dust.> How many times did I tell you that the P-II bus is already so advanced that any faster memory path does not improve system performance? In this sense AMD is still in the dust... Have you a chance to visit Anand's (or Tom's) web pages to find out that the P-II business performance at 66x4.5 = 300MHz EXACTLY equal to 75x4 = 300MHz? Does this rings something in your head? Sounds like not. If all humans would posess the same rate of learning and comprehension as yours, the whole humanity would still live on trees like other monkeys.

To: Elmer who wrote (3997)	1/22/1998 1:18:00 AM
From: Robert Walter	Read Replies (2) \| Respond to of 6843

Elmer, Re: Except that Intel will have moved on to a 100mhz bus also and as always, left AMD in the dust. Almost makes you think they planned it that way. Intel's PII will not recieve as much of a performance increase a by the migration to a 100 mhz bus as will a socket 7 system. The main reason is the PII already has it L2 cache incorporated on the cpu running at 1/2 the processor speed. Socket 7 systems will now see the an increase access speeds of it L2 cache cache by 66% (from 66mhz to 100 mhz). Certianlly the PII will gain some in performance by the increased speeds but not nearly as much as that of socket 7 systems because the L2 cache speed is already been seen by it DIB bus. Robert