SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Jurgen who wrote (46859)2/1/1998 12:29:00 PM
From: Jim McMannis  Read Replies (2) | Respond to of 186894
 
5speed,
Thanks for the article.

Paul E....That heise article states that the chipset used with the covington won't support an external L2 (on the motherboard) cache so there supposedly be no L2 cache option for the covington. So what tricks can Intel use to get the covington-266 to perform on a par with the K6-266?

Jim



To: Jurgen who wrote (46859)2/1/1998 12:52:00 PM
From: Ron Woods  Respond to of 186894
 
Great description! Thanks. Does anyone out there know the cost savings by using the 3 chip L2 cache rather than the five chip cache?

Ron



To: Jurgen who wrote (46859)2/1/1998 10:13:00 PM
From: Paul Engel  Respond to of 186894
 
5SPeed - Re: ""Deschutes" Test c't is ..."

Thanks for the reference.

Paul



To: Jurgen who wrote (46859)2/2/1998 3:30:00 PM
From: Gordon Hodgson  Read Replies (1) | Respond to of 186894
 
5speed, thanks for the link to that German computer mag. It's a keeper for sure.

Gordon


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News