SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Ali Chen who wrote (28667)2/23/1998 12:11:00 AM
From: Kevin K. Spurway  Respond to of 1572676
 
Re: "About 100MHz bus: do you mean that the faster bus will seriously compensate for absence of L2?"

I can't imagine it will compensate. However, I think Intel is forced to go the cacheless PII route because Pentiums won't run at 100 mhz bus speed, so they will never be a viable option once socket 7 moves to the faster bus.

And, of course, Intel moves the market to slot 1.

How can you do the experiments, without a BX board? If you can do it, I'm sure everyone would love to see the difference in results between L2 cache enabled and disabled.

Kevin



To: Ali Chen who wrote (28667)2/24/1998 2:18:00 AM
From: Petz  Read Replies (1) | Respond to of 1572676
 
Ali, re:<faster bus for castrated P2>
There's also a rumor that it might sport double the L1 cache. And a 256K cache module on MB would cost $10 at most. (Dell will sell it for $50.) With this shameless policy of making the motherboard makers eat sh*t, I hope Intel has yield problems doubling L1 cache.

Petz


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News